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ABSTRACT 
We present an analog circuit for implementing models of 
synapses with sh,ort-term adaptation, derive analytical so- 
lutions for spiking input signals, and present experimental 
results measured from a chip fabricated using a standard 
I .Spm CMOS technology. The circuit is suitable for in- 
tegration in large arrays of integrate-and-fire neurons and 
consequently for evaluating computational roles of short- 
term adaptation at the network level. 
1. INTRODUCTION 
Silicon synapses are circuits, typically used in VLSI net- 
works of integrate-and-fire neurons [ I, 2, 3, 4,5], that im- 
plement models of biological synapses. Recent develop- 
ments in the neuroscience community evidence how biolog- 
ical synapses are not simple interfacing elements for trans- 
mitting signals across neurons, but play an important com- 
putational role in biological neural networks [61. One of 
the peculiar properties of biological synapses is their ability 
to exhibit short-term plasticiry: the dynamic modulation of 
synaptic strength by the timing of the input stimulation [7]. 
Although there has been significant progress in understand- 
ing the mechanisms underlying short-te.rm synaptic plastic- 
ity, its functional relevance in neural circuits remains rel- 
atively obscure. Seve.ral hypotheses have been proposed 
for the computational roles of short-term synaptic plastic- 
ity [8], including local gain control [9 ] ,  stimulus specific 
adaptation [IO], and nonlinear temporal summation [ 1 I ] .  
Practical constraints on computational resources restrict the 
testing of these hypotheses to relatively small simulated net- 
works, simple input signals, or long simulation times. Sil- 
icon implementations of synapses that exhibit short-term 
plasticity are suitable for evaluating the computational roles 
of synaptic adaptation in large networks of spiking neu- 
rons, using complex stimuli and in real-time [12, 131. We 
propose an analog circuit for implementing such a type of 
synapse, derive analytical solutions for pulse input signals 
(spikes) extending the analysis presented in [ 141, and present 
experimental data measured from a prototype chip fabri- 
cated using a standard 1 .Spm CMOS technology. 
2. THE SYNAPTIC CIRCUIT 
The circuit has been designed to be used in multi-chip sys- 
tems interfaced using a communication protocol based on 
the Address Event Representation (AER) [IS]. This com- 
munication protocol allows the implementation of any arbi- 
trary connectivity among spiking neurons within and across 
the chip boundaries [16, 171. A common architecture for an 
AER VLSI network of spiking neurons is a one4imensional 
array of integrate-and-fire circuits arranged in a column, 
with several afferent synaptic circuits for each neuron (see 
Fig. I ) .  Each synapse in the synaptic array is identified by 
its row and column address. When an AER input request 
signal arrives, the row and column addresses are encoded 
and the corresponding synapse is stimulated. 
The core of the synaptic circuit consists of two Cur- 
rent Mirror /nr@grarors (CMI) [ I ]  that integrate the input 
spikes and produce a positive (facil i tating) and a negative 
(depressing)  current with different dynamics. Each time an 
input spike arrives, the facilitating CMI adds a set amount 
of charge onto its integrating capacitor, modifying the fa- 
cilitating current accordingly. At the same time, a different 
amount of charge is summed onto the capacitor of the de- 
pressing CMI, modifying the depressing current. The facili- 
tating and depressing current are then subtracted to generate 
the net output current. 
The proposed AER synaptic circuit is shown in  Fig. 2. 
The facilitating CMI is implemented by transistors M4M5 
and by capacitor C,. The depressing CMI is implemented 
by A412 and A414 and by C d .  Both CMls are intercon- 
nected to circuital blocks [hat implement the AER interface 
(transistors Ml-A42 and IMS-MlO, all acting as digital 
switches). 
The AER part of the synaptic circuit operates as follows: 
upon the arrival of a request signal, the row and column en- 
coders set the voltages VQ, and VQ, of the synapse iden- 
tified by the row and column addresses high (see Fig. 1). 
~ Transistor MS then generales the ABR acknowledge signal 
transmitted back to the sender chip. 
When the synapse is addressed, Lmnsistors M - M 2  and 
A410 are active and the currents set by the bias voltages 
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Figure 1: Schematic diagram of the chip architecture. Ev- 
ery square marked with an S represents a silicon synapse. 
When an AER request signal arrives, the column and row 
encoders generate an input pulse on the addressed synapse 
(filled square). The output spikes are sent to the on<hip 
AER output circuits which generate addresswent  signals. 
V w f  and Vwd flow through transistors M3 and M11 re- 
spectively. The capacitors C f  and c d  integrate these cur- 
rents, changing the voltages across them. The bias voltages 
V r f  and V r d  are used to change the temporal dynamics of 
the facilitating and the depressing parts of the synapse. The 
facilitating current I f  has an exponential dependence on the 
voltage across capacitor C f  and on the voltage V r f ,  simi- 
larly, the depressing current I d  changes exponentially with 
the voltage across capacitor Cd and with V T ~ .  The synaptic 
output current I,,, is the sum of the output currents of the 
two CMIs (when they are not limited by the cascode tran- 
sistors M6 and M13). 
To derive the dynamics of the output current I,,, in re- 
sponse to a train of spikes, we need to evaluate the response 
of the two CMIs. The CMI has been analytically character- 
ized in [ I ,  141 wherean explicit solution is given only forthe 
steady state condition. We derived a more general explicit 
solution that does not require the steady state assumption. 
If we consider an input main of spikes with fixed duration 
(At) for which t i  = to, t l , t z ,  ... (with t o  < t l  < t z  < ...) 
are the times at which the pulses occur, we can write the 
facilitating current as: 
1 
I f @ )  = (1) 
e ( - -*)+Xk 
I f  ( t )  = 1 (2) 
aQr(t - t ,  -A t )  + & 
1 
where I,, is the current flowing through transistor M4 upon 
Figure 2: Schematic diagram of the adaptive synapse. Tran- 
sistors M3-M6 and capacitor C j  implement the facilitat- 
ing block of the synaptic circuit. Transistors Mll-M14 
and capacitor Cd implement the depressing block. Tran- 
sistors M7-M8 prevent pump charge effects by transistors 
M1 and M 2  (171. 
presentation of an input pulse, QT = C f  U T - ~ K .  UT is the 
thermal voltage, K is the subthreshold slope factor [18], and 
A is an exponential amplification factor related to the bias 
voltage V r f :  
" 7  -"* 
A=e-? 
Equation 1 holds during the spike ( t ,  < t 5 t ,  + At) and 
eq. 2 holds between two spikes ( t% + At < t 5 t.+l). If the 
interval between spikes is constant and equal to T, a steady 
state is reached and the current oscillates between the two 
values: 
I,(& +At)  - (4) 
The current I d  through the n-type CMI is characterized 
by equivalent relationships, and the output current of the 
synaptic circuit is I,,, = If - I d ,  provided that the CMIs' 
output current is not limited by the cascode transistors M6 
and M13. 
3. EXPERIMENTAL RESULTS 
We assembled several instances of the circuit shown in Fig. 2 
to leaky integrate-and-fire neurons of the type described 
in [19], together with AER interfacing circuits (as in  Fig. I ) .  
The resulting AER neural network was fabricated using a 
standard 1.5pm CMOS technology. The response of the 
synaptic circuit was tested by stimulating it with periodic 
trains of pulses at different frequencies and by measuring 
1-82 
Figure 3: Normalized steady amplitude of EPSP as a func- 
tion of presynaptic frequency (U) for three different val- 
ues of Vwd (see lower left inset in graph). Each trace is 
normalized with respect to its maximum EPSP amplitude 
(656 mV,  748 mV, and 808 mV respectively). The data 
were measured with Vr, = 4.89 V, Vwd = 4.19 V and 
VTd = 0.1 I/. 
the change in the voltage across the input capacitor of the 
leaky integrate-and-fire neuron connected to it. In biology 
this change is commonly referred to as an exciratory post 
sytaptic porential (EPSP). The four voltages Vw,, Vr,, 
Vlud and Vrd (see Fig. 2) are used to shape the EPSP dy- 
namics. Specifically, they were set in a way to make the 
facilitating current reach its steady state before the depress- 
ing one. In this way the circuit's overall behavior models a 
depressing synapse. The input spike was varied from 5 to 
200Hz. We measured the steady-state amplitude of the cor- 
responding EPSP in response to these stimuli (see Fig. 3). 
We observed a decreasing steady EPSP amplitude for in- 
creasing frequency, as reported for biological synapses 191. 
In  Fig. 3 we show how this function can he modified by 
changing, for example, the bias voltage V w d  of the depress- 
ing CMI weight. The contribution of each input spike to the 
dynamic modulation of the synaptic strength is shown i n  
Fig. 4, where the response to a 20Hz train of spikes is plot- 
ted for six different values of the depressing weight (VWd = 
4.13 V,4 .15  V , 4 . 1 7 V , 4 . 1 9 V , 4 . 2 1  V a n d 4 . 2 3  V). Both 
the EPSP measured at the steady state and the rate at which 
the steady state is reached are sensitive to this parameter. 
3.1. Device mismatch and noise 
The CMIs operate in the subthreshold, or weak inversion 
domain [18], and they are the parts of the circuit where 
the sensitivity to device mismatch is highest. To character- 
Figure 4: Normalized EPSP amplitude in response to the 
first ten pulses of a 20Hz train of spikes for three different 
values of Vwd (see lower left inset in graph). Each trace 
is normalized with respect to its maximum EPSP amplitude 
(approximately 830 mV for all traces). The data'were mea- 
sured with all other parameters set to the same values as 
reported in Fig. 3. 
ize the inhomogeneities in the total output currents of sev- 
eral synaptic circuits and to evaluate the effect of increasing 
transistor size, we implemented a chip with two arrays of 
32 identical synapses. In the first array the transistors im- 
plementing the'CMls are 8X x 8X, in the second array they 
are 16X x 16X, where X is half of the minimum gate width 
(A = 0.8pm. in our prototype chip). The relative variation 
of the steady state output current among the 32 copies of the 
circuit is about 17% for the array with 8X x 8X transistors 
and about 7% for the array with 16X x 16X transistors. This 
result is good compared to the typical variation in transis- 
tors subthreshold current [201. Furthermore, i t  shows that 
it is possible to significantly improve the reliability of the 
circuit by increasing the size of the transistors in the CMls. 
At the single synapse level there are no critical sources 
of noise. The systematic offset that could be, in theory, in- 
troduced by the facilitating CMI would he negligible com- 
pared to the explicit leak current of the integrate-and-fire 
neuron connected to the synapse. 
4. CONCLUSIONS 
We presented a silicon adaptive synapse consisting of 14 
transistors and two capacitors, including the AER interfac- 
ing circuitry. Four bias voltages are used to shape the dy- 
namics of the synaptic circuit's output current. We reported 
experimental data acquired from a VLSI implementation of 
the circuit (1 . S p n  standard CMOS technology). The out- 
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put current of the circuit adapts to the input and reaches a 
steady.state if the input frequency is constant (see Fig. 4). 
The data show that the steady EPSP amplitude produced by 
the output synaptic current decreases as the input frequency 
increases (see Fig. 3), in agreement with neurophysiologi- 
cal experimental results. We plan to design large arrays of 
integrate-and-fire neurons interconnected by our adaptive 
synapse and to implement multi-chip systems interfaced us- 
ing the AER protocol, to explore the computational roles of 
short-term synaptic plasticity at the network level. 
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